Silicon on Sapphire (SOS) Substrates
Silicon-on-Sapphire (SOS) engineered substrates for radiation-hardened CMOS, RF switches, high-temperature electronics, and photonics.
Silicon-on-Sapphire Engineered Substrates
Silicon-on-Sapphire (SOS) is a heteroepitaxial engineered substrate consisting of a thin single-crystal silicon (100) film grown directly onto an R-plane (1-102) sapphire (α-Al₂O₃) substrate. SOS occupies a unique position in the semiconductor substrate hierarchy — combining the well-understood design and processing infrastructure of silicon CMOS with the dielectric isolation, radiation hardness, and RF transparency of sapphire.
First developed in the 1960s for aerospace applications, SOS technology has experienced a renaissance driven by the proliferation of RF switches in 5G smartphones (> 20 per handset) and the exponential growth of low-earth-orbit (LEO) satellite constellations that demand radiation-hardened, latchup-immune electronics in high-volume, cost-sensitive production. Modern SOS fabrication at 200mm fabs using advanced solid-phase epitaxy (SPE) has dramatically improved silicon film quality, reducing defect densities to levels competitive with SOI for many applications.
GINECHIP supplies SOS substrates in diameters from 2″ to 8″ with silicon film thicknesses from 100nm to 1,000nm. Base sapphire substrates are R-plane (1-102) orientation with 330–650μm thickness. Silicon films are available intrinsic (> 100 Ω·cm) or doped N-type/P-type per customer specification. Solid-phase epitaxy (SPE) recrystallization and surface CMP to < 0.5nm RMS are standard on all device-grade SOS wafers.
CVD Heteroepitaxial Growth Process
SOS fabrication begins with the heteroepitaxial growth of silicon on R-plane sapphire via chemical vapor deposition (CVD) using silane (SiH₄) pyrolysis at 900–1,050°C. The R-plane (1-102) sapphire surface provides a quasi-hexagonal oxygen template that aligns the silicon (100) plane with the [010] Si direction parallel to the [11-20] sapphire direction, producing a single-crystal epitaxial relationship despite the 9.4% lattice mismatch between the two materials.
The as-deposited silicon film contains a high density of crystallographic defects — primarily microtwins and stacking faults — concentrated near the Si/sapphire interface. These degrade carrier mobility (typically 50–150 cm²/V·s for as-grown films) and cause anomalous dopant diffusion that degrades short-channel MOS transistor performance. This is addressed by the critical SPE recrystallization step.
Solid-Phase Epitaxy (SPE) Recrystallization
Solid-phase epitaxy (SPE) revolutionized SOS technology by dramatically improving silicon film quality. The process involves: (1) ion implantation (typically Si⁺, 1 × 10¹⁵/cm² at 150–200 keV) to amorphize the silicon film from the surface down to within ~50nm of the Si/sapphire interface, leaving a thin single-crystal seed layer; (2) thermal annealing at 550–600°C in N₂, during which the amorphous silicon recrystallizes via solid-phase epitaxy using the undamaged seed layer as a template.
The SPE process eliminates > 90% of microtwins, reduces dislocation density below 10⁶/cm², and increases electron mobility to 400–700 cm²/V·s — approaching bulk silicon values. A final CMP step planarizes the surface to < 0.5nm RMS, producing a device-grade SOS substrate ready for CMOS, RF switch, or photonics fabrication.
Radiation-Hardened CMOS Applications
The defining advantage of SOS for radiation-hardened electronics is complete dielectric isolation of every transistor. In bulk CMOS, a single heavy-ion strike can trigger the parasitic pnpn thyristor inherent in the n-well/p-substrate structure, causing latchup — a self-sustaining high-current state that destroys the device. In SOS, the insulating sapphire substrate electrically isolates every transistor, physically eliminating the latchup current path. The result is single-event latchup (SEL) immunity at any linear energy transfer (LET) and total ionizing dose (TID) hardness exceeding 100 krad(Si).
For satellite systems in low and medium earth orbit (LEO/MEO) — where trapped protons and electrons in the Van Allen belts produce cumulative dose rates of 10–100 krad/year behind typical aluminum shielding — SOS integrated circuits provide decades of reliable operation without the heavy shielding, redundancy, and power-cycling protection circuits required for bulk CMOS alternatives. A single SOS-based satellite computer can replace multiple radiation-protected bulk CMOS boxes, saving kilograms of mass and hundreds of watts of power.
RF Switch Benefits
SOS has emerged as a leading technology for RF antenna tuning switches in 4G and 5G smartphones. The insulating sapphire substrate eliminates two major loss mechanisms that plague SOI and bulk CMOS RF switches: (1) conductive substrate coupling, where RF signals capacitively couple through the silicon handle wafer to ground, causing insertion loss and harmonic generation; and (2) substrate eddy currents induced by on-chip spiral inductors, which degrade quality factor (Q) in SOI unless a high-resistivity handle is used.
SOS RF switches achieve insertion loss < 0.3 dB, isolation > 30 dB, and harmonic distortion (HD2/HD3) below -80 dBc at 2 GHz with 25 dBm power handling — specifications that enable carrier aggregation of multiple LTE/5G bands on a single antenna without intermodulation interference. Each 5G smartphone contains 20–30 such RF switches, and the number increases with every new band added to the cellular standard.
Comparison: SOS vs SOI Wafers
SOS and SOI are complementary engineered substrate technologies optimized for different performance priorities. SOI excels where silicon film quality and large-diameter wafer availability are paramount; SOS excels where radiation hardness, RF performance, and extreme temperature operation are required:
| Parameter | SOS (Silicon on Sapphire) | SOI (Silicon on Insulator) |
|---|---|---|
| Buried Insulator | Sapphire (Al₂O₃, single crystal) | SiO₂ (amorphous) |
| Insulator εᵣ | 9.4–11.5 | 3.9 |
| Thermal Conductivity | 40 W/m·K (sapphire) | 1.4 W/m·K (SiO₂) |
| Radiation Hardness | > 100 krad(Si), no latchup | Up to 100 krad(Si), BOX trapping |
| Max Operating Temp | 300°C | 250°C |
| Substrate Loss (RF) | Extremely low (insulating sapphire) | Low, but HR-Si handle needed |
| Si Film Quality | Heteroepitaxial (defects at interface) | Single-crystal (smart-cut or BESOI) |
| Wafer Diameter | 2″–8″ | 100mm–300mm |
| Cost | $$$ | $$ |
Aerospace & Space Deployment
SOS technology has accumulated over 500 million device-hours of flight heritage across more than 200 satellite programs. Notable deployments include the GPS Block III navigation satellites, Iridium NEXT communications constellation (81 satellites), multiple Mars rover missions, and numerous classified national security payloads. The combination of radiation hardness, wide temperature range, and established reliability data makes SOS the mandatory substrate choice for satellite bus avionics, attitude determination and control systems (ADCS), and software-defined radio payloads where failure is not an option.
Technical Specifications
| Parameter | Available Range / Values |
|---|---|
| Base Substrate | R-plane (1-102) sapphire, 2″–8″ diameters, 330–650μm thick |
| Silicon Film Thickness | 100nm, 150nm, 200nm, 300nm, 500nm, 1000nm, ±10% tolerance |
| Deposition Method | CVD heteroepitaxial growth, solid-phase epitaxy |
| Silicon Crystal Quality | Single-crystal (100) Si on R-plane sapphire, FWHM < 0.5° XRD |
| Resistivity | Intrinsic: > 100 Ω·cm; N-type or P-type doped per specification |
| Mobility | Electron μₑ: 400–700 cm²/V·s; Hole μₕ: 150–250 cm²/V·s |
| Defect Density | Microtwin density reduced via SPE, < 10⁶/cm² |
| Surface Roughness | RMS < 0.5nm |
| TTV/Bow | TTV < 5μm, Bow < 15μm for 150mm |
| Buried Interface Quality | Si/Sapphire interface: abrupt, contamination < 5×10¹¹/cm² |
| Dielectric Isolation | Sapphire insulator: εᵣ = 9.4–11.5 |
| Thermal Conductivity | Sapphire: 40 W/m·K |
| Operating Temperature | -55°C to +300°C with appropriate metallization |
| Radiation Tolerance | > 100 krad(Si) total dose, no latchup |
| Packaging | Vacuum-sealed single-wafer cassette, Class 100 |
Applications & Market Segments
Radiation-Hardened CMOS
SOS is the premium substrate for radiation-hardened integrated circuits in space, defense, and nuclear applications. The insulating sapphire substrate completely eliminates latchup — the parasitic thyristor effect that destroys bulk CMOS ICs under heavy-ion or proton irradiation. SOS CMOS circuits withstand total ionizing dose (TID) exceeding 100 krad(Si) and single-event latchup (SEL) immunity to LET > 120 MeV·cm²/mg.
RF Switches & Front-Ends
The insulating sapphire substrate eliminates the conductive silicon handle wafer present in conventional SOI, dramatically reducing RF substrate losses. SOS RF switches achieve insertion loss < 0.3 dB and isolation > 30 dB at 2 GHz, with harmonic distortion (HD2/HD3) significantly lower than bulk CMOS or GaAs pHEMT alternatives. Essential for antenna tuning and band selection in multi-mode 4G/5G smartphones.
High-Temperature Electronics
SOS CMOS circuits operate reliably from -55°C to +300°C due to the full dielectric isolation eliminating junction leakage — the primary failure mechanism in bulk silicon at elevated temperatures. Applications include downhole oil and gas instrumentation, automotive engine compartment electronics, and jet engine sensor interfaces where conventional silicon fails above 200°C.
Integrated Photonics
SOS substrates combine a high-index silicon device layer (n = 3.47) on a moderate-index sapphire substrate (n = 1.77), providing sufficient index contrast for sub-micron optical waveguides while enabling evanescent coupling to the sapphire for mid-IR sensing. SOS photonic platforms operating at 1.55μm and in the mid-IR (3–5μm) are used for on-chip spectroscopy and chemical sensing.
X-Ray & Particle Detectors
SOS pixel detectors for high-energy physics experiments and synchrotron X-ray imaging benefit from the fully depleted, low-capacitance silicon film on an insulating substrate. The absence of a conductive bulk eliminates cross-talk between adjacent pixels, while radiation hardness ensures stable operation over years of high-flux exposure at facilities like CERN and synchrotron beamlines.
Aerospace & Satellite Systems
SOS technology has been deployed in over 200 satellite programs, including GPS Block III, Iridium NEXT, and Mars rover missions. The combination of radiation hardness, wide temperature range, and proven flight heritage (> 500 million device-hours in orbit) makes SOS the trusted substrate for mission-critical spacecraft avionics, star trackers, and communication payloads.
Metrology & Quality Assurance
Every SOS wafer lot undergoes comprehensive crystallographic, electrical, and topographical characterization. A Certificate of Analysis (CoA) documenting all key parameters is provided with each shipment.
Need SOS Substrates for Space or RF Applications?
Specify your wafer diameter, silicon film thickness, doping type, resistivity, and quantity — our engineered substrate specialists will provide a detailed quotation within 24 hours.