In-depth engineering articles on substrate selection, process optimization, and emerging semiconductor fabrication technologies. Written by our process engineering team.
MEMS
Substrate Selection for MEMS Inertial Sensors
A comparative analysis of silicon, SOI, and glass substrates for accelerometer and gyroscope fabrication. Covers DRIE compatibility, stress management, wafer bonding requirements, and cost-performance trade-offs for consumer, automotive, and aerospace-grade inertial sensors.
Read Article →
Process
Bosch DRIE Parameter Optimization for High-Aspect-Ratio Through-Wafer Vias
Practical guide to Bosch process tuning for TSV applications. Covers etch rate vs selectivity trade-offs, scallop control strategies, aspect ratio dependent etching (ARDE) mitigation, and process window optimization for 10:1 and higher aspect ratio vias on 200mm and 300mm wafers.
Read Article →
Power
SiC vs GaN: Substrate Engineering for Next-Generation Power Electronics
In-depth comparison of SiC and GaN-on-Si substrate requirements for power devices. Analyzes defect density impact on device yield, epi-layer quality metrics (micropipe density, BPD conversion, doping uniformity), and cost trajectories for automotive and industrial applications.
Read Article →
Manufacturing
Wafer Reclaim Economics: Cost-Benefit Analysis for High-Volume Fabs
Quantitative analysis of wafer reclaim ROI for semiconductor fabrication. Examines reclaim cycle limits by wafer type, spec degradation curves, quality metrics comparison (surface roughness, TTV, particle counts) between virgin and reclaimed wafers, and environmental sustainability benefits.
Read Article →
Process
Anodic vs Fusion vs Eutectic: Choosing the Right Wafer Bonding Technology
Practical decision framework for wafer bonding selection in MEMS and 3D-IC applications. Compares bond strength, hermeticity, process temperature, alignment accuracy, surface requirements, and cost across the six major bonding technologies with application-specific recommendations.
Read Article →
Photonics
Silicon Photonics Substrate Requirements for Datacom Transceivers
Review of SOI and Si₃N₄ substrate specifications for silicon photonic integrated circuits. Covers buried oxide thickness optimization, device layer uniformity requirements, waveguide loss correlation to substrate quality, and emerging thin-film lithium niobate on silicon platforms.
Read Article →
Process
Thin-Film Coating Fundamentals for Semiconductor Substrates
Comprehensive overview of thin-film deposition techniques for pre-coated substrates. Compares thermal oxide vs LPCVD vs PECVD vs ALD for various applications, with detailed discussion of film stress management, stoichiometry control, and metrology techniques including spectroscopic ellipsometry.
Read Article →
Packaging
Advanced Packaging Substrate Trends: RDL, TSV, and Glass Core
Analysis of substrate requirements for emerging advanced packaging technologies. Covers RDL design rules (L/S scaling from 5μm to 0.4μm), TSV aspect ratio evolution, glass core substrate advantages over organic interposers, and heterogeneous integration substrate challenges.
Read Article →
Process
ALD Al₂O₃ as a Gate Dielectric: Interface Quality and Process Optimization
Technical deep-dive on ALD aluminum oxide for gate dielectric applications. Discusses TMA/H₂O process window, interface trap density (Dit) optimization through post-deposition annealing, thickness control for EOT scaling, and comparative analysis with thermal SiO₂ and HfO₂.
Read Article →
Stay Informed
New articles published regularly on substrate engineering, MEMS processes, power electronics materials, and advanced packaging technologies. Bookmark this page or join our mailing list.